VERILOG_SOURCES =  $(PWD)/dump.v $(PWD)/../../../../../TopLevel.v
TOPLEVEL=TopLevel
MODULE=main
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim